






DFT is a method to -


- Build testability into chips at the design stage to lower post-silicon testing costs
- Assure the detection of all faults in a circuit
- Reduce the cost/time associated with test development
- Reduce the execution time of fabricated chip testing



DFT emulation benefits -


- Seamlessly synthesize and port onto an emulator
- Every scan shift of any pattern length runs at MHz speed
- Faster DFT closure with simulation-like capabilities, including debug
- Reduces DFT effort from days to seconds

Emulation Challenges



- Analog macros, PLL, and behavioral memories must be converted to synthesizable models
- Significant compile time due to synthesis and P&R steps involved in emulation
- Ring oscillator loops and long paths must be broken up manually

DFT Verification Timelines



DFT Verification Results

